Introduction
Device modeling becomes very important for millimeter wave (MMW) circuits design since the model provided by foundries are not accurate any more at MMW frequency. Test elementary group of passive and active devices including pads and interconnects for measurement have been implemented before circuits design. To obtain the characteristic of the device under test (DUT), a proper de-embedding method is required to eliminate the parasitics. Open short (OS) method have been widely used and the accuracy has been proved at low frequency [1] , [2] . However, it becomes very difficult to realize ideal short with frequency increasing. Through-only is a simply method and has been verified up to 110 GHz [3] . Nevertheless, it is usually over de-embedding the DUT and the isolation between probes is not good sometimes since the distance is too short. A method by using two transmission lines with different length has been proposed [4] . It has been proved to be a very accurate method for de-embedding transmission line (Tline). However, large area is needed by using this method to de-embed different types of Tlines because two lines with different length are necessary for de-embedding each type of transmission lines. Cost becomes a severe problem especially when it comes to deep sub micron CMOS process such as 65 nm CMOS process. In this paper a simple method has been proposed for saving area. It has been verified that high accuracy up to MMW can be realized by using the proposed method. Fig. 1 shows two Tlines of length l 1 and l 2 where l 2 = 2 l 1 . Both of the two transmission lines are symmetric and the measurements are reciprocal (S 21 = S 21 ). The Tline can be decomposed into a cascade of 5 two-port networks consisting of the shunt parasitics of the pad, the intrinsic device and the series part of the pad. Therefore, the ABCD matrix of the Tline with a length of l i can be represented as the following product:
De-embedding Method
where t li F represents the intrinsic line segment of structure ; F pl and F sl represents the parallel and serial parasitics of the left pad; F sr and F pr represents the serial and parallel parasitics of the right pad. We can have
The following parts will explain the de-embedding procedure in detail which is shown in Fig. 2 .
Step 1) Calculate the Y-parameter of the l 1 Tline.
Multiplying 2 t l
F with the inverse of 1 t l F , where l 2 is equal to 2l 1 . Using the method described in [4] , the Y-parameter of the l 1 Tline can be expressed by
where Y l2-l1 is the Y-parameter of the line segment of the
Step 2) Calculate the parallel parasitics of the pad. By using the calculation result given by Step 1), the parallel parasitics of the pad can be expressed as 
The total de-embedding procedure can be implied as 
Experimental Results
Two kinds of Tline have been implemented in CMOS 65 nm process. Slow-wave coplanar wave guide (SWCPW) transmission lines are employed to extract the parasitics of the pad. To verify the accuracy of the proposed method, CPW Tlines with two-layer metal ground have also been fabricated and de-embedded in different ways. The chip photo is shown in Fig.3 . Fig. 4 shows that the OS de-embedding results have a large difference at high frequency which is supposed to be identical. The de-embedding results by using TO method and the proposed method are given in 
